


Patent Abstracts of Japan

AC

TITLE : DATA PROCESSOR



CONSTITUTION: An instruction is read from a main memory by taking a value of a program counter PC312 as an address and stored in an instruction register 301. An operation code in the instruction is decoded at a decoder 302 and converted into a microprogram start address on a control storage 304 and outputted to a microsequencer 303. The selection of the microinstruction is controlled with a microprogram sequencer 303 according to the result of various condition flags 317 including an interruption flag 316. When branch is made, a part of the field of the microinstruction in a pipeline register 305 is given to the microprogram sequencer 303 as the address of the next microinstruction.

COPYRIGHT: (C)1982,JPO&Japio